Traps and Exceptions

Comments Off on Traps and Exceptions

The SPARC design supports a set of traps or interrupts. They are managed by a board that supports 128 hardware interrupts and software traps 128. However the floating-point instructions can run concurrently with the entire instruction, the floating-point traps must be accurate because the FPU provides (from table) addresses of the instructions fail.

Get more:

Comments are closed.